**COSC2406**

**Assembly Language Programming**

**Assignment 2**

**Jeel Tikiwala, 239659420, 10th March 2024**

**Question 1. Short questions - type answers. (20 marks)**

a) Name all five steps in the instruction execution cycle, briefly describe each and indicate the three basic required steps by placing [BASIC] at the end of the description. [ 4 marks]

1. FETCH
2. The CPU fetches the instruction from the memory address called the instruction queue that is pointed to by the program counter (PC). It then increments the instruction pointer [BASIC].
3. DECODE
4. The memory is decoded to understand what actions are required. The CPU decodes the instructions by looking at its binary bit pattern, which possibly contains operands which tells the CPU what operations to perform and with what data.
5. FETCH THE OPERANDS
6. The CPU fetches the operand(s) needed for the execution if they are not already present in the instruction. This step may involve fetching data from registers and memory which require address calculations.
7. EXECUTE
8. The CPU executes the instruction using any operands it fetched. This could be an arithmetic operation, a memory read or write, a jump, etc. ii.
9. It also updates the status flags like “Zero”, “Carry”, and “Overflow”. [BASIC].
10. WRITEBACK
11. This execution is to register file or memory. This could be writing a value to a register or storing data back into memory. [BASIC].

b) The x86 processors have 4 modes of operation, three of which are primary and one sub-mode. Name and briefly describe each mode. [ 4 marks]

1. REAL ADDRESS MODE
2. It is a simplest mode of operation and the state an x86-based PC is in when it is powered on.
3. It has the programming environment of an early intel processor with a few added features. (eg. Ability to switch into other modes.)
4. This mode is useful if a program requires direct access to system memory, I/O and hardware devices as there is no concept of memory protection, multitasking, or code privilege levels.
5. The processor acts like the original 8086 CPU, on which the x86 architecture is based.
6. PROTECTED MODE
7. The native state of the processor where all instructions and features are available to be used (Full capacity of the processor).
8. Protected mode supports multitasking, virtual memory, and provides several protection mechanisms to control the execution of the code, including the use of privilege levels for tasks and the segmentation mechanism to isolate and protect memory areas.
9. Programs are given segments, and the processor prevents programs from referencing memory outside their assigned segments.
10. SYSTEM MANAGEMENT MODE
11. SMM is a special-purpose operating mode providing handling system-wide functions like power management and system security.
12. The code for SMM is typically stored in a dedicated area of memory that is not accessible to the normal operating system environment.
13. VIRTUAL-8086 MODE (Sub Mode)
14. This is a sub mode of Protected Mode.
15. In this mode, software that was written for the 8086 CPU can run in a virtual environment on a more modern CPU, with some limitations.

c)Name all eight 32-bit general purpose registers. Identify the special purpose of each register where one exists. [ 8 marks]

|  |  |
| --- | --- |
| **EAX** (Extended accumulator register)  -Used for arithmetic operations, I/O operations, string manipulations, and return values from function. | **EBP** (Extended Base/Frame pointer)  -Used by high-level languages to reference function parameters and local variables on the stack |
| **EBX(**Extended Base Register**)**  -Used to store base address of a data segment in segmented memory architecture. | **ESP** (Extended stack pointer)  - Addresses data on the stack, and is rarely used for arithmetic or data transfer  - Points to the top of the stack and is automatically updated by push and pop instructions, call, and return operations. |
| **ECX(**Extended Count Register**)**  -Used by the CPU for loop counting | **ESI** (Extended Source Index)  -Used by high-speed memory transfer instructions  -Used for string and array operations but pointing to the source in stream operations. |
| **EDX(**Extended Data Register**)**  - Used in arithmetic operations and I/O operations; in conjunction with EAX, it can be used for multiply/divide operations and for functions that return a large (more than 32-bit) value. | **EDI** (Extended destination index)  -Used by high-speed memory transfer instructions  - Similar to ESI, it is used for string and array operations, but it points to the destination in stream operations. |

d) Name at least four CPU status flags discussed in class and briefly describe their purpose. [ 4 marks]

In X86 architecture, the CPU flags are parts of FLAGS register.

The **Carry flag** is set when the result of an unsigned arithmetic operation is too large to fit into the destination.

The **Overflow flag** is set when the result of a signed arithmetic operation is either too large or too small to fit into the destination.

1. Four CPU status flags besides the carry and overflow flag are:
   1. Sign flag
      1. The sign flag reflects the sign of the result of an arithmetic operation.
      2. Set when the result of an arithmetic or logical operation generates a negative result.
   2. Zero flag
      1. This flag is set if the result of an operation is zero.
      2. Set when the result of an arithmetic or logical operation generates a result of zero.
      3. It is commonly used in conditional branch operations to check for equality or to see if an operation, like a subtraction, has resulted in a zero value.
   3. Auxiliary carry flag
      1. Set when an arithmetic operation causes a carry from bit 3 to bit 4 in an 8-bit operand.
      2. It indicates if an arithmetic operation has resulted in a carry out of the most significant bit (for addition) or a borrow (for subtraction).
      3. This flag is often used for unsigned arithmetic operations and for multiple precision arithmetic.
   4. Parity flag
      1. Set if the least-significant byte in the result contains an even number of 1 bits. (used for error checking when data may be altered or corrupted).
      2. Conversely, it is cleared if the number of set bits is odd.

**Question 2: SHOW ALL YOUR WORK (either in the same document or as a separate PDF scan). NO SUPPORT = 50% PENALTY. All your calculation work must be provided with the assignment.**

a) **(10 marks)** Convert the real number stored in IEEE Single precision format to its base 10 value.

1 10000001 10010100000000000000000b

b) **(10 marks)** The IEEE-Double Precision format is similar to the IEEE-Single Precision format except that

the biased exponent is 11 bits instead of 8, the bias value is 1023 instead of 127, and the fractional

component is 52 bits instead of 23. Using this information, store the number 422.32 into IEEE Double Precision format.